REMARKS

Claims 1-35 are pending in the Application, of which claims 8-12 and 19-35 are withdrawn from consideration.

RESPONSE TO ARGUMENTS

102 REJECTIONS

The present Office Action indicates Claims 1, 3-5, 13, 14, and 18 are rejected under 35 U.S.C. 102 (b) as being anticipated by Motika et al. (US 5,807,763). Applicants respectfully assert that the present invention is neither shown nor suggested by the Motika et al. reference.

Applicants respectfully assert that the Motika et al. reference is not directed to the present invention as recited in Claim 1. Specifically the present invention, as set forth in independent Claim 1 recites in part:

... a test probe point for accessing said test signals in said semiconductor die and for electrical coupling to said redistribution layer

To the extent the Motika et al. reference may show probes 146 that are external to

NVID -P001125

13 Examiner: Duong, Khanh

Serial No.: 10/789.637

Art Unit 2822

the integrated circuit chip 102 *die* [Figure 1], Applicants respectfully assert the Motika et al. reference does not teach the a semiconductor *die comprising* a test *probe point* for accessing the test signals in the semiconductor die.

In addition, to the extent the Motika et al. reference may mention pads or bumps 140 may be provided over the passivation layer at the cavities, or the cavities may be made larger to expose pads of the wiring layers [Col. 6 lines19 - 22], Applicants respectfully assert the Motika et al. reference does not teach a test signal redistribution trace is disposed such that multiple test signals are accessible at varying degrees of electronic component granularity within the die and along the test signal redistribution layer trace. Applicants respectfully assert that no matter where a test point is moved along the redistribution trace it is limited to the same granularity as the pad 40 and thus the same unvarying granularity of electronic component access the corresponding bonding pad has to the internal circuitry.

Applicants respectfully assert Claims 2 - 7 are allowable as depending from allowable independent Claim 1.

NVID -P001125 Examiner: Duong, Khanh Serial No.: 10/789,637 Art Unit 2822 In addition, with respect to Claim 5 to the extent the Motika et al. reference may mention a second wiring layer 134 [Col. 6 line 9 and Figure 1], Applicants respectfully assert the Motika et al. reference does not teach a test signal redistribution layer *trace* is *dedicated* for *test* signals.

Applicants respectfully assert that the Motika et al. reference is not directed to the present invention as recited in Claim 13. Specifically the present invention, as set forth in independent Claim 13 recites in part:

... a semiconductor die having test probe points accessible by said external access point, wherein said semiconductor die is electrically coupled to said package substrate

To the extent the Motika et al. reference may mention pads or bumps 140 may be provided over the passivation layer at the cavities, or the cavities may be made larger to expose pads of the wiring layers [Col. 6 lines19 -22], Applicants respectfully assert the Motika et al. reference does not teach a test signal redistribution trace is disposed such that multiple test signals are accessible at varying degrees of electronic component granularity within the die and along the test signal redistribution layer trace. Applicants respectfully assert that no matter where a test point is moved along the redistribution trace it is limited to the same granularity as the pad 40 and thus the same unvarying granularity of

NVID –P001125 Examiner: Duong, Khanh Serial No.: 10/789,637

Art Unit 2822

electronic component access the corresponding bonding pad has to the internal

circuitry.

Applicants respectfully assert Claims 14 - 18 are allowable as depending

from allowable independent Claim 13.

ALLOWABLE SUBJECT MATTER

Applicants thank the Examiner for indicating allowable subject matter.

CONCLUSION

In light of the above-listed amendments and remarks, Applicant

respectfully request allowance of the remaining Claims. The examiner is urged

to contact Applicant's undersigned representative if the Examiner believes such

action would expedite resolution of the present Application. Applicant believes

no extension of time is necessary. However, this conditional petition is being

made to provide for the possibility that Applicant has inadvertently overlooked

the need for a petition for extension of time. If an additional extension of time is

16

required, please consider this a petition therefore. Please charge any additional fees or apply any credits to our PTO deposit account number: 50-4160.

Respectfully submitted, Murabito, Hao & Barnes LLP

Date: 12/29/08

John F Ryan

Reg. No.: 47,050

Two North Market Street

Third Floor

San Jose, California 95113

(408) 938-9060

Examiner: Duong, Khanh

Art Unit 2822